



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/752,125	12/29/2000	Luke A. Johnson	INTL-0513-US (P10388)	8725
21906	7590	02/22/2006	EXAMINER	
TROP PRUNER & HU, PC 8554 KATY FREEWAY SUITE 100 HOUSTON, TX 77024			TRAN, KHAI	
			ART UNIT	PAPER NUMBER
			2637	

DATE MAILED: 02/22/2006

Please find below and/or attached an Office communication concerning this application or proceeding.

DETAILED ACTION

1. The amendment filed 12/12/2005 has been entered. Claims 1-28 are pending in this Office action.

Claim Rejections - 35 USC § 102

2. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

(e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.

3. Claims 1-3, 10, 23-24 are rejected under 35 U.S.C. 102(e) as being anticipated by Velazquez et al (U.S. Pat. 6,177,893).

Regarding claim 1, Velazquez et al disclose a storage device (an array having a plurality of converters, see col. 8, lines 7-33, therefore, the array is equivalent to the storage), a block (a compensation circuit 250) to adjust the position of the data in the storage device to account for the sampling rate of the apparatus being different than a rate of a received data (see col. 8, lines 7-33, wherein the compensation circuit may also include rate changers to adjust the signal rate from the rate used by the converters in the **array** to the effective sample rate of the full system. For example, if the individual converters in the **array** are sampling at 1/M the effective sample rate of the full system, then digital upsamplers can be used to increase the rate by a factor of M to equal that of the system output).

Regarding claim 2, Velazquez et al disclose wherein the block adjusts a portion of the data in response to receiving a plurality of bits in a response to sampling a portion of an incoming data (a use of adjustment of the portion of the data is performed by decreasing or increasing the data rate of the signals to the converter array by a factor of M, see col. 10, line 36 to col. 11, line 16, see col. 6, lines 44-57).

Regarding claim 3, Velazquez et al disclose the block comprising a detector to detect the at least one sampling error (a decomposition 120).

Claim 10 is similar to claim 1. Furthermore, Velazquez et al disclose that a sampling used to sample incoming data using a plurality of sampling clocks to provide a plurality of samples (a clock circuit 240, see col. 7, lines 40-52).

Claim 22 is similar to claim 1. Therefore, claim 22 is rejected under a similar rationale.

Claim 23 is similar to claim 2. Therefore, claim 2 is rejected under a similar rationale.

Claim 24 is similar to claim 3. Therefore, claim 24 is rejected under a similar rationale.

Allowable Subject Matter

4. Claims 19-21 are allowed.
5. Claims 4-9, 11-18, 25-28 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.

Conclusion

6. Any inquiry concerning this communication or earlier communications from the examiner should be directed to KHAI TRAN whose telephone number is (571) 272-3019. The examiner can normally be reached on 7:00AM - 4:30PM.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, JAY PATEL can be reached on (571) 272-2988. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).


KHAI TRAN
Primary Examiner
Art Unit 2637

KT
17 February, 2006